Bias lines routed over a ground plane naturally form microstrip lines associated with the presence of a capacitance. This can lead to unwanted resonances when coupled to Josephson junctions. This work presents an electrical model of a shunted Josephson junction with its bias lines and pads, fabricated with the 1 kA/cm² RSFQ niobium process of the FLUXONICS Foundry [1][2]. A compact LCL T-model is used to simulate the microwave behavior of the bias line, predict resonances and design resonance-free superconducting circuits. The I-V characteristics of three shunted Josephson junctions have been obtained from time-domain simulations done with JSIM [3] and show a good match with the global behavior and experimentally observed resonance at 230 GHz, measured at 4.2 K. The influence of the position and value of a series resistor placed on bias lines is studied to damp unwanted resonances at the junction. A U. Yilmaz, S. Razmkhah, R. Collot and P. Febvre are with the IMEP-
I. INTRODUCTION
pplication-specific superconducting circuits based on the Rapid Single Flux Quantum (RSFQ) digital technique are generally fabricated with a multilayered thin-film process which integrates one or more ground plane layers [1] , [2] , [4] . The ground plane, which often covers most of the chip surface, focuses the magnetic field under the superconducting wiring lines, which drastically lowers magnetic couplings between adjacent wires [5] , [6] . Consequently bias lines and interconnects routed over the ground plane naturally form superconducting microstrip lines whose capacitance can probably lead to strong resonances and modify the expected high frequency behavior of circuits, for instance for applications that require very high quality factors [7] , [8] . Such resonances are not always desirable [9] and must thus be damped or removed. They can also cause malfunctions in digital circuits for some operational conditions, for instance in presence of long Passive Transmission Lines (PTLs), or if high clock frequencies in the 100 GHz range are required, leading to circuit sizes close to the corresponding guided wavelength. This issue must be addressed since it will become more critical in the upcoming years when clock frequencies will increase and PTLs are used more widely in the design of complex RSFQ circuits.
This work aims at predicting resonances and designing resonance-free superconducting circuits, starting from a simple circuit model. An electrical model of a shunted Josephson junc-tion is presented with its bias lines and pads fabricated with the 1 kA/cm² RSFQ niobium process of the European FLUX-ONICS Foundry [1] [2] . Starting from the layout that includes the bias lines and pads shown in Fig. 1 , the inductances and capacitances of superconducting layers are extracted with the In-ductEx commercial tool [10] , and adjusted with simulations. The inductance and capacitance of the resistive layer is manually extracted. After introducing the fabrication process, a simple and compact model will be gained from these extractions and included in the netlist used by the time-domain (TD) simulator JSIM [3] . The measured I-V characteristics of the fabricated shunted junctions are compared with simulation results in a third step. Finally, a method to avoid resonances is presented. 
II. FABRICATION PROCESS
The reported test circuits have been fabricated in the framework of the FLUXONICS Foundry at Leibniz IPHT in Jena (Germany) using the standard process for RSFQ [1] [2] . The layer stack consists of 13 layers, including three wiring layers of niobium (M0,M1,M2), one trilayer packet (TRI) in order to implement the Josephson junctions, two layers for resistors (R1,R2) and seven layers for isolation using either SiO2 (I0B,I0C,I1B,I2,I3) or Nb2O5 (I0A,I1A). This process is well established for silicon wafers with a diameter of 100 mm and a thickness of 525 µm, which are covered with thermally oxides silicon. The 600 nm thick SiO2 layer acts as the first isolation. An i-line stepper exposure tool with 5:1 reduction of structure size and maximum exposure field of 15 mm x 15 mm is used for photolithography of the first 12 layers. A 1:1 contact exposure for the whole wafer of the last layer (I3) serves for unambiguous identification of each chip. The first metal layer is a niobium ground plan M0 with a thickness of 200 nm. All niobium layers, the aluminum layer and the molybdenum layer were deposited by a DC magnetron plasma sputter tool. The niobium layers are reactive ion etched (RIE) with a CF4 plasma, controlled by laser endpoint detection. The next layer I0A consists of Nb2O5 obtained by galvanic anodization, followed by I0B and I0C, each being a 125 nm-thick SiO2 film deposited by a SiH4/O2 based PECVD process. The contact holes in the SiO2 layers and the structures in R1 and R2 have been defined by lift-off technique. On top of this isolation layer the first wiring M1 is formed by a 250 nm thick niobium film. The next layer is the Nb/Al/Al2O3/Nb (100 nm/10 nm/1-2 nm/30 nm) trilayer stack TRI. It defines the Josephson junction barrier. A controlled oxygen pressure and time for oxidation of aluminum surface defines the critical current density at 1 kA/cm 2 . The trilayer is patterned in combination with RIE for niobium with physical plasma sputter etching for aluminum. A galvanic oxidation of the I1A layer defines the Josephson junction size for the desired critical current. The isolation is completed by layers I12 and I3, which are 150 nmthick SiO2 films. Between these SiO2 layers an 80 nm-thick molybdenum layer R1 with a square resistance of 1 Ohm/square defines the shunt and bias resistors. A 350 nmthick niobium layer M2 completes the process and allows for electrical interconnections of the layer stack. The whole structure is protected by a 400 nm-thick SiO2 cover layer. On top of the bond pads a thermally evaporated 50 nm-thick gold layer R2 improves the conditions for wire bonding of the chips. This process and parameter set for the Josephson junctions is optimized for an operating temperature of 4.2 K.
III. MICROWAVE MODEL
An accurate model of a superconducting microstrip line that includes losses and kinetic inductance through the complex surface impedance requires specific simulation tools and theory [11] - [13] . At this stage it cannot be fully implemented in the JSIM simulator because of its dispersive properties. For the case of interest in this work, all resonant paths are cut into slices of approximately 25 µm, which are ten times shorter than the guided wavelength at the gap frequency (the gap voltage is about 2.5 mV), which is an upper limit for frequencies considered in this circuit. As shown in Fig. 2 , the proposed model consists of three major blocks: the voltage bias pad of 175 µm length, the voltage transmission line of 320 µm length, and a 525 µm long bias resistor used for the current bias line and the voltage bias pad. As shown in Fig. 3 , a lossy T-model is used for the voltage line. A lossless model is used for the voltage pad in parallel with a 52.5 Ω resistor sliced in 20 parts. This simple model neither considers the frequency-dependent surface impedance nor the frequency dependence of dielectric losses. Inductance and capacitance values are extracted with the InductEx commercial tool [8] for superconducting layers, and manually for the resistive layer, assuming a microstrip over a ground plane [14] as shown in equation (1). for (1) Therein, is the microstrip inductance, is the speed of light, is the microstrip length, is the microstrip width and h is the height between the microstrip and the ground plane. The extracted inductance for the 525 µm-long, 10 µm-wide and 470 nm-thick dielectric resistor is 26.6 pH, the capacitance is 0.45 pF. IV. TIME DOMAIN SIMULATION The measured I-V curve of the junction in Fig. 4 shows a critical current of 145 µA, 219 µA, and 226 µA for junctions with a critical current of 200 µA, 250 µA and 300 µA respectively. The difference between the design value and the measurement is due to the cool-down of the chip performed in a non-zero magnetic field. This measured critical current reduced by flux trapping has been used for JSIM simulations while the capacitance value is maintained for each junction at its nominal value, corresponding to the nominal specific capacitance of the 1 kA/cm² niobium FLUXONICS process. Time domain simulations with JSIM are used to reconstruct the I-V characteristics of the shunted Josephson junction. The bias current is maintained constant for 1 ns and the voltage response of the junction is averaged over the last 250 ps. Simulation parameters used for Fig. 4 are given in Table I . for the line parameters and Table II for the junctions including the parasitic effects caused by the shunt resistor.
The simulated I-V curves present a good match at the resonance frequency of approximately 230 GHz if using parameters close to the designed ones. The stronger hysteresis that appears in the simulated I-V curves can be due to the junction model used in JSIM which only considers the Josephson current but neither takes into account the quasi-particle current nor the proximity effect. Measurement conditions in a closed-cycle GM cooler in presence of a periodically changing magnetic field, or flux trapping, can also be possible causes explaining the absence of hysteresis for a junction designed with a McCumber parameter of about 3. V. RESONANCE-FREE DESIGN In order to avoid unwanted resonances in superconducting integrated circuits one can tackle them on different ways: The parasitic capacitance can be suppressed by removing the ground plane at the expense of a higher inductance value. As inductance values are critical parameters for SFQ-based digital cells, removing the ground plane which focuses the magnetic flux and lowers the inductance is not always possible. The second option consists of placing a resistor in series along the bias line to damp the resonance.
In order to estimate the influence of the position and value of the damping resistor, simulations were performed for three positions of the resistor: at the voltage measurement pad, in the middle of the voltage line, and directly connected to the junction, and for several values of the resistor (0.1 Ω, 1 Ω, 10 Ω and 100 Ω). From these multiple simulations, we can deduce that the most effective position to damp the resonances is by placing the series resistor as close as possible to the junction (Fig. 5) . It should provide a resistance higher than or equal to the shunt resistor value of the Josephson junction (Fig. 6 ). Higher resistances of the series resistor give higher damping, 
